Abstract -This paper introduces a new and simple converter topology by which both the amplitude and the duty cycle are modulated to achieve soft switching characteristic in a standard half bridge configuration. This novel Double Modulation Converter @MC) is able to provide zero voltage switching and non-pulsating input ripple current. Constant switching frequency, simple control and gate drive circuit makes the DMC an ideal converter to fill the low to media power application gap in which the soft switching Phase Modulation method is costly to apply. The DMC is also applicable to full bridge for higher power output. An off-line lMHz SOW DMC is built which demonstrates the high efficiency and the compactness of the converter.
I. INTRODUCTION
Soft switching is a popular technique in switch mode power supply. With soft switching the switching losses of the switching device can be significantly reduced. In fact soft switching is inherent in some of the well-known topologies. Fig. 1 shows the theoretical circuit of a standard half-bridge topology and the actual equivalent model of a half-bridge configuration. Fig. 2 compares the ideal and practical wavefonn across the switch of a standard half-bridge configuration. The Merence between the ideal and actual waveform is the spike wlich occurs at the trailing edge of every squarewave. In fact the spike comes in a form of resonate waveform determined by the equivalent series leakage inductance of the transformer and the equivalent C,, stray capacitance, which is predictable and controllable. The actual waveform of Fig. 2 is a waveform well explained by many publications. The spikes at each edge of the squarewave had been treated as "unfriendly" waveform that engineers always attempted to reduce, usually by snubbing approach. In fact, the voltage spikes may be not so hannfui.
Imagine that if the amplitude of the spike is hgh enough such that it reaches OV or Vcc when one MOSFET turns off, the other MOSFET will experience a almost OV(4.7V) before it is turned on. By measuring the voltage across the MOSFETs, one can tell that the MOSFET have in fact turned on twice although it is designed to turn on once. The first "turn on" occurs when the MOSFET reverse conducts through its body diode and the second turn on is driven by the gate pulse. By increasing the duty cycle one can bring these two "turn on" closer until they finally coincide. In this case the switches turns on with zero voltage and there is no need to absorb the spike energy by snubbing.
In this paper a novel Double Modulation Technique is introduced. With this Modulation Technique zero voltage switching is obtained while the switching frequmcy remains constant.
XI DOUBLE MODULATION TECHNIQUE
In traditional PWM configuration, possible zero-voltage switching can only occur at maximum duty cycle and the dead time is set to be small. It is no surprised that some engineers may experience a sudden increase in efficiency while the input voltage is dropped to the minimum value, and that is the condition in which the duty cycle is forced to maximum. By generalizing the zero-voltage switching condition, one may find that if the turning on of one MOSFET lags behind the turning off the other MOSFET by a short deadtime, the voltage swing generated by the turning off of the MOSFET may have energy to reach the voltage of the supply line. An intuitive solution of the above idea is to use the asymmetry gate drive technique to keep a short and constant dead time. Fig. 3 shows the DMC gate drive waveform compared to the conventional P W M gate drive waveform of a half-bridge configuration.
n. n n One can immediately see the merit of changing from the traditional symmetric PWM driving technique to the asymmetric DMC driving technique. For typical PWM topologies, it must have dead time in which both switches are turned off, usually no current is consumed from the supply voltage, and this dead time is dependent on the duty cycle. While any switch is turned on, the power source should supply current to energize the converter. It makes the supply voltage have to deliver a pulse current to the converter, which might cause EM1 problems. One can see that the conventional PWM has variable dead time that is dependent on the duty cycle, but the DMC needs a constant and short dead time between two cycles. The short dead time allows zero-voltage soft-switching to occur as described before. Immediately a problem might arise that the unbalance driving technique may cause the transformer to saturate and one may need a series capacitor to block the DC component. Fortunately, in most cases, one does not need a series capacitor in the half bridge confrguration to balance the offset caused by the unbalance waveform, since the two voltage dividing capacitors are already equivalent to the DC blocking capacitor. Fig. 4 shows a half-bridge and full-bridge configuration. Fig. 6 shows the output waveform injected to the inductor Lo and CO, it is quite different with the traditional P W M waveform in the way that the amplitude of the rectified DMC waveform is changeable with the duty cycle. There are two levels of amplitude in one cycle and these amplitudes are variable. This waveform is the result of rectifying a AC PWM waveform generated by the transformer. According to the equalization of volt-second product of the output inductor L, which should be equal to zero over a complete cycle, for D, = t, / T one can then obtain the output voltage as, 
A. Output Voltage

B. Zero-Voltage Switching
The basic behavior of the zero-voltage soft switching does not involve kind of resonate requirement, and one have to realize that zero-voltage switching does not really need a resonate state, the DMC only need the diode and the inductor to complete the zero-voltage switching. However there is always a stray capacitor C, between the drain and source of the MOSFETs, and a short period of resonate waveform can be found. Just after one switch is turned off, the current flowing in the inductor L, will try to find a path for itself and not to diminish. The diode of the other switch will provide a path for that current, and while the current flows through the diode, the switch will then obtain a zero-voltage state, and that is the right time to really turn on that switch. Fig. 8 shows the equivalent, the initial condition is that the inductor current is equal to Ip for t = 0. Where 1, . is the current flow through the inductor L, at the time t, , and by simple physical law, one can immediately obtain the interval ti is,
C. Dynamic Analysis
The output waveform of the transformer is so different from any ordmary type converter, one have to derive new dynamic transfer characteristics. By the average modeling method [4] , the dynamic transfer function is,
The system is described to be a non-linear system since the gain is dependent on the duty cycle D and the small signal response is a typical second order response. One should be very careful that the AC gain will move from the positive region to the negative while the duty cycle D is going from less 0.5 to greater than 0.5 while the D, is assumed to be zero. In actually design, one can only use either the positive or negative region.
IV. EXPERIMENTAL RESULT
A half bridge prototype has been build which runs at lMHz switching frequency, by choosing the value of Lr = 13 uH, Cd = O.O22uF, transformer ratio N = 6/16, Cs = 1OOpF. Fig.  9 shows the gate drive waveform at the lower MOSFET Q2 and the voltage waveform at the junction of the MOSFETs of Pt.A. Fig. 10 
Fig. 11
The TO-220 package MOSFETs being used in t h s prototype require no heat sinks with soft-switching. The temperature rise is only 35°C. With a MOSFET thermal resistance of 62S°C/W, one can roughly estimate that the losses on each MOSFET is 0.56W. The conduction resistance of the MOSFET is 1.5 ohm, the conduction loss of each MOSFET is 0.45W. Comparing the total loss and the conduction loss, the switching loss is merely 0 . l l W which is very much reduced compared to conventional configurations which is usually a few times that of the conduction loss. Fig. 12 shows the input current waveform in the presence of a 0.22uF filtering capacitor at the input, and Fig. 13 shows the dynamic transfer characteristics of the system. The trace of Fig. 12 are gate driver waveform, drain voltage waveform and input current waveform respectively. One can see the current waveform is non-pulsating, low EMI is inherent since there are no sharp rising or falling edges of current. Also the AC response is very close to prediction. The theoretical overshoot at high frequency is due to the neglected internal resistance of the Lo and Co. Most soft-switching technique require a lot of auxiliary switches and components to fulfill the zero-voltage characteristic. This deters engineers from applying it to low power and cost sensitive application. The merit of DMC is that it can be immediately applied to any standard halDful1 bridge configuration, the simple control and drive technique make it readily applicable in the industry.
A Patent has been applied for the configuration of DMC.
